Citation:

Srikanth Aitha, 2025. "Interface and Partitioning Techniques for Chiplet SoCs", ESP Journal of Engineering & Technology Advancements  5(4): 58-63.

Abstract:

This rapid generation of semiconductor technologies has caused the models based on chiplets to succeed and the physical constraint of monolithic Systems-on-Chip (SoC) systems. Chiplet-based SoCs encourage modular integration where a design can be compiled of heterogeneous parts which are produced in another technology node. The conceptual basic technologies of the chiplet-based design of SoC, specifically the interface protocols and partitioning, are critiqued in the paper. Certain prominent guidelines of interconnect are Chiplet Interface Protocol (ChIP), Universal Chiplet Interconnect Express (UCIe), and Bunch of Wires (BoW), which we list, how they have been stacked, how the communication was done, and how interoperability issues were managed. The partitioning techniques, which consist of the ChipletPart, CATCH, keeping in mind the trade-offs of the cost-performance, thermal, and design reuse, are also employed. Among the critical ones, the problems of runtime security, power integrity, timing closure, and safety are also listed. The importance of safe inter-chiplet communication processes and the trust which is ensured by the hardware is also accentuated. The paper wraps up its discussion by offering a future outlook of the trends, which are photonic interconnects, computer-aided design partitioning by AI, and standardization that are also being replaced by open chiplet system. The article is part of the research and practitioners in the context of designing scalable, secure, and energy-efficient designs of chiplet-based SoC designs.

References:

[1] Mohammed, H. U. H. (2025). CHIPLET-BASED ARCHITECTURES: REDEFINING THE FUTURE OF SYSTEM-ON-CHIP (SOC) DESIGN.

[2] Shuvo, A. M., Sami, M. S. U. I., Zhou, J., Farahmandi, F., & Tehranipoor, M. (2025, May). Enhancing Runtime Security in Heterogeneous System-in-Package Through a Chiplet-Based Root-of-Trust. In 2025 IEEE 75th Electronic Components and Technology Conference (ECTC) (pp. 2150-2157). IEEE.

[3] Lee, E., Park, K., Lee, J., & Park, D. J. (2025, January). Security Architecture for Heterogeneous Chiplet-Based Mobile SoC. In 2025 IEEE International Conference on Consumer Electronics (ICCE) (pp. 1-6). IEEE.

[4] Delavari, A., & Vaisband, B. (2025). Chiplets Interface Protocol (ChIP) for Ultra-Large-Scale Applications. IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

[5] Graening, A., Gupta, P., Kahng, A. B., Pramanik, B., & Wang, Z. (2025). ChipletPart: Cost-Aware Partitioning for 2.5 D Systems. arXiv preprint arXiv:2507.19819.

[6] Mallya, N. B., Strikos, P., Goel, B., Ejaz, A., & Sourdis, I. (2025, March). A Performance Analysis of Chiplet-Based Systems. In 2025 Design, Automation & Test in Europe Conference (DATE) (pp. 1-7). IEEE.

[7] Chakravarthi, V. S., & Koteshwar, S. R. (2025). Designing Three-Dimensional System on Chips (3D SOCs). In SOC-Based Solutions in Emerging Application Domains (pp. 39-49). Cham: Springer Nature Switzerland.

[8] Rao, S. S., Thangavelu, B., Joshi, S., Kumar, A., & Srivastava, G. (2025, March). A Safe, Secure and Coherent Multi-chip Architecture for ISO Compliant Automotive Solutions. In 2025 IEEE International Conference on Interdisciplinary Approaches in Technology and Management for Social Innovation (IATMSI) (Vol. 3, pp. 1-6). IEEE.

[9] Ganesan, S. (2025). High-Performance Computing SoCs: Ensuring Timing and Power Integrity at Scale. Journal of Computer Science and Technology Studies, 7(8), 519-525.

[10] Graening, A., Talukdar, J., Pal, S., Chakrabarty, K., & Gupta, P. (2025). CATCH: a Cost Analysis Tool for Co-optimization of chiplet-based Heterogeneous systems. arXiv preprint arXiv:2503.15753.

Keywords:

Chiplet-Based Soc Designs, Safe Inter-Chiplet Communication Processes, Runtime Security, Chipletpart.